System Architectures

ET2223 Microprocessors, Microcontrollers, and Embedded Systems

Microprocessor

- A single chip that contains a whole CPU
 - Has the ability to fetch and execute instructions stored in memory
 - Has the ability to access external memory, external I/O and other peripherals
- Examples:
 - Intel Core or AMD Athlon in desktops/notebooks
 - ARM processor in smartphones

Microcontroller

- Essentially a microprocessor with on-chip memories and I/O devices
- Designed for specific functions
- All in one solution
 - Reduction in chip count
 - Reduced cost, power, physical size, etc.

Why Study Microcontrollers

- Build useful applications
- Practice programming and debugging skills
- Understand the inside of computer
- It paves the way to learning embedded systems, computer design, operating systems, compilers, security and other topics.
 - Microcontrollers have everything in a typical computer: CPU, memory and I/O

- Classification According to Number of Bits
 - 8-bit microcontrollers
 - Intel 8031/8051, PIC1x and Motorola MC68HC11 families
 - 16-bit microcontrollers
 - Performs greater precision and performance as compared to 8-bit
 - 32-bit microcontrollers
 - Used in automatically controlled devices including implantable medical devices, engine control systems, office machines, appliances and other types of embedded systems

- Classification According to Memory Devices
 - Embedded memory microcontroller
 - Microcontroller unit has all the functional blocks such as program & data memory, I/O ports, serial communication, counters and timers and interrupts on the chip is an embedded microcontroller.
 - External Memory Microcontroller
 - Microcontroller unit does not have all the functional blocks available on a chip.

- Classification According to Memory Architecture
 - Harvard Memory Architecture Microcontroller
 - Microcontroller unit has a dissimilar memory address space for the program and data memory.
 - Princeton Memory Architecture Microcontroller
 - Microcontroller unit has a common memory address for the program memory and data memory.

- Classification According to Instruction Set
 - Complex Instruction Set Computer (CISC)
 - It allows the programmer to use one instruction in place of many simpler instructions.
 - Reduced Instruction set Computer (RISC)
 - It allows each instruction to operate on any register or use any addressing mode and simultaneous access of program and data.

Types of Microcontrollers

- 8051 Microcontroller
 - Developed by Intel in 1980 for use in embedded systems. It has CISC instruction architecture and Harvard memory architecture.
- PIC Microcontroller
 - PIC is a microcontroller, developed by General Instrument's Microelectronics. It has a RISC instruction architecture. Because of it's low cost and high availability, it's widely used globally.
- AVR Microcontroller
 - Developed by Alf-Egil Bogen and Vegard Wollan from Atmel Corporation. It has modified Harvard RISC architecture. The speed of AVR is high when compared to 8051 and PIC.

8051 Microcontrollers

- In 1981, Intel introduced an 8-bit microcontroller called the 8051.
- It was referred as system on a chip.
- It had on a single chip:
 - 128 bytes of RAM
 - 4K byte of on-chip ROM
 - two timers
 - one serial port
 - 4 ports (8-bit wide)
- When it became widely popular, Intel allowed other manufacturers to make and market different flavours of 8051 with its code compatible with 8051.

8051 Family

- 8052 microcontroller extra 128 bytes of RAM and an extra timer. It also has 8K bytes of on-chip program ROM instead of 4K bytes.
- 8031 microcontroller This chip is often referred to as a ROM-less 8051. You must add external ROM to it in order to use it.

Feature	8051	8052	8031
ROM(bytes)	4К	8K	ОК
RAM(bytes)	128	256	128
Timers	2	3	2
I/O pins	32	32	32
Serial port	1	1	1
Interrupt sources	6	8	6

8051 Microcontroller Features

- An 8051 microcontroller comes bundled with the following features:
 - 4K bytes on-chip program memory (ROM)
 - 128 bytes on-chip data memory (RAM)
 - Four register banks
 - 128 user defined software flags
 - 8-bit bidirectional data bus
 - 16-bit unidirectional address bus
 - 32 general purpose registers each of 8-bit
 - 16 bit Timers (usually 2, but may have more or less)
 - Three internal and two external Interrupts
 - Four 8-bit ports, (short model have two 8-bit ports)
 - 16-bit program counter and data pointer
 - 8051 may also have a number of special features such as UARTs, ADC, Op-amp, etc.

8051 Microcontroller Architecture

- 3 system inputs
- 3 control signals
- 4 ports (for external interfacing)
- V_{cc} power supply and ground





8051 Microcontroller Internal Architecture



ET2223

8051 Microcontroller Pin Diagram

- **Pin 9** It is a RESET pin, which is used to reset the microcontroller to its initial values.
- **Pins 18 & 19** These pins are used for interfacing an external crystal to get the system clock.
- Pin 20 This pin provides the power supply to the circuit.
- **Pin 29** This is PSEN pin which stands for Program Store Enable. It is used to read a signal from the external program memory.
- **Pin 30** This is EA pin which stands for External Access input. It is used to enable/disable the external memory interfacing.
- **Pin 31** This is ALE pin which stands for Address Latch Enable. It is used to demultiplex the address-data signal of port.
- Pin 40 This pin is used to provide power supply to the circuit.

Pin-Wise Signal Assignment of XX51

_		\bigcirc		
1	P1.0	\smile	Vcc	40
2	P1.1		[AD0]P0.0	39
3	P1.2		[AD1]P0.1	38
4	P1.3		[AD2]P0.2	37
5	P1.4		[AD3]P0.3	36
6	P1.5		[AD4]P0.4	35
7	P1.6		[AD5]P0.5	34
8	P1.7		[AD6]P0.6	33
9	Reset		[AD7]P0.7	32
10	P3.0[RxD]	XX51	[VPP]EA	31
11	P3.1[TxD]		[PROG]ALE	30
12	P3.2[INT0]		PSEN	29
13	P3.3[INT1]		[A15]P2.7	28
14	P3.4[T0]		[A14]P2.6	27
15	P3.5[T1]		[A13]P2.5	26
16	P3.6[WR]		[A12]P2.4	25
17	P3.7[RD]		[A11]P2.3	24
18	XTAL2		[A10]P2.2	23
19	XTAL1		[A9]P2.1	22
20	Vss		[A8]P2.0	21
	94.04200.000			

8051 Microcontroller Pin Diagram

- Pins 32 to 39 These pins are known as Port 0. It serves as I/O port. Lower order address and data bus signals are multiplexed using this port.
- Pins 1 to 8 These pins are known as Port 1. This port doesn't serve any other functions. It is internally pulled up, bi-directional I/O port.
- Pins 21 to 28 These pins are known as Port 2. It serves as I/O port. Higher order address bus signals are also multiplexed using this port.
- Pins 10 to 17 These pins are known as Port 3. This port serves some functions like interrupts, timer input, control signals, serial communication signals RxD and TxD, etc

Pin-Wise Signal Assignment of XX51



AVR Microcontrollers

- AVR is an 8-bit RISC architecture microcontroller available from 1996.
- There are 16-bit and 32-bit microcontrollers also available in the same family.
- AVR has 140 instructions which are all 1 cycle based instructions.
- AVR family microcontroller has on-chip boot-loader. By this we can program our microcontroller easily without any external programmer.
- AVR controllers has number of I/O ports, timers/counters, interrupts, A/D converters, USART, I2C interfaces, PWM channels, on-chip analog comparators.

PIC Microcontrollers

- PIC (Programmable interface controller) microcontrollers are available in 3 different architectures.
- Those are 8-bit, 16-bit and 32-bit microcontrollers.
- PIC has nearly 40 instructions which all are take 4 clock cycles to execute.
- The programming part of the PIC microcontroller is very hard. So those who entering into embedded world freshly this is not preferable for them.
- It has on-chip peripherals like SPI, ADC, I2C, UART, analog comparator, internal RC oscillator, in-system programmability, etc.

ARM Processor

- An ARM processor is a family of CPUs based on the RISC architecture developed by Advanced RISC Machines (ARM).
- ARM makes at 32-bit and 64-bit RISC multi-core processors.
- ARM processors are widely used in customer electronic devices such as smart phones, tablets, multimedia players and other mobile devices.

Compare: 8051, PIC, AVR, ARM

	8051	PIC	AVR	ARM
Bus width	8-bit for standard core	8/16/32-bit	8/32-bit	32-bit mostly also available in 64-bit
Communication Protocols	UART, USART,SPI,I2C	PIC, UART, USART, LIN, CAN, Ethernet, SPI, I2S	UART, USART, SPI, I2C, (special purpose AVR support CAN, USB, Ethernet)	UART, USART, LIN, I2C, SPI, CAN, USB, Ethernet, I2S, DSP, SAI (serial audio interface), IrDA
Speed	12 Clock/ instruction cycle	4 Clock/instruction cycle	1 clock/instruction cycle	1 clock/ instruction cycle
Memory	ROM, SRAM, FLA SH	SRAM, FLASH	Flash, SRAM, EEPROM	Flash, SDRAM, EEPROM
ISA	CLSC	Some feature of RISC	RISC	RISC
Memory Architecture	Von Neumann architecture	Harvard architecture	Modified	Modified Harvard architecture
Power Consumption	Average	Low ET2223	Low	Low 20

Compare: 8051, PIC, AVR, ARM

	8051	PIC	AVR	ARM
Families	8051 variants	PIC16,PIC17, PIC18, PIC24, PIC32	Tiny, Atmega, Xmega, special purpose AVR	ARMv4,5,6,7 and series
Community	Vast	Very Good	Very Good	Vast
Manufacturer	NXP, Atmel, Silicon Labs, Dallas, Cyprus, Infineon, etc.	Microchip Average	Atmel	Apple, Nvidia, Qualcomm, Samsung Electronics, and TI etc.
Cost	Very Low	Average	Average	Low
Other Feature	Known for its Standard	Cheap	Cheap, effective	High speed operation Vast
Popular Microcontrollers	AT89C51, P89v51, etc.	PIC18fXX8, PIC16f88X, PIC32MXX	Atmega8, 16, 32, Arduino Community	LPC2148, ARM Cortex- M0 to ARM Cortex-M7, etc.

ARM Core Architecture

Why ARM?

- Leading provider of 32-bit embedded RISC microprocessors
 - 75% of market
- Common architecture
- High performance
- Low power consumption
- Low system cost
- Solutions for
 - Embedded real-time systems for mass storage, automotive, industrial and networking applications
 - Secure applications smartcards and SIMs
- Open platforms running complex operating systems

History of ARM

- ARM (Acorn RISC Machine) started as a new, powerful, CPU design for the replacement of the 8-bit 6502 at Acorn Computers in 1985
- First models had only a 26-bit program counter, limiting the memory space to 64 MB (a lot at that time)
- 1990 spin-off: ARM renamed Advanced RISC Machines
- ARM now focuses on Embedded CPU cores
 - IP licensing: Almost every silicon manufacturer sells some microcontroller with an ARM core. Some even compete with their own designs.
 - Processing power with low current consumption
 - Ideal for portable devices

ARM processors vs. ARM architectures

- ARM architecture
 - Describes the details of instruction set, programmer's model, exception model, and memory map
 - Documented in the Architecture Reference Manual
- ARM processor
 - Developed using one of the ARM architectures
 - More implementation details, such as timing information
 - Documented in processor's Technical Reference Manual

What is RISC?

- Reduced instructions fixed length
- Use of pipelines to breakdown and speed up processing
- Large number of registers used as very fast onboard RAM
- Load-store architecture must load and store from memory to register via special instructions
- Overall faster, simpler processer

ARM architecture features

- The typical RISC features:
 - A large uniform register file
 - A load/store architecture, where data-processing operations operate only on register contents, not directly on memory contents
 - Simple addressing modes, with all load/store addresses being determined from register contents and instruction fields only
 - Uniform and fixed-length instructions fields, to simplify instruction decode

ARM architecture features

- Additionally, ARM instruction gives:
 - Control over both the ALU and shifter in every data processing instruction to maximize the use of an ALU and a shifter
 - Auto-increment and auto-decrement addressing modes to optimize program loops
 - Load and Store multiple instructions to maximize data throughput
 - Conditional execution of all instructions to maximize execution throughput.
- These enhancements to a basic RISC architecture allow ARM processor to achieve a good balance of high performance, low code size, low power consumption and low silicon area

ARM processor lines

- ARM architectures and processor families can be profiled into four groups:
- The Cortex-M profile
 - Processors of the M profile are optimized for cost sensitive and microcontroller applications, like automotive body electronics, smart sensors.
- The Cortex-A profile
 - It aims at high-end applications running open and complex OSs, like smartphones, tablets, netbooks, eBook readers.
- The Cortex-R profile
 - It marks processors for real time applications, like mass storage or printer controllers.
- The SecureCore profile
 - The ARM SecurCore[™] processor family provides processors with security features for applications like smartcards, pay TV, eGovernement.



ARM Cortex-M series

- Cortex-M series: Cortex-M0, M0+, M3, M4, M7, M22, M23
 - Low cost, low power, bit and byte operations, fast interrupt response
- Energy-efficiency
 - Lower energy cost, longer battery life
- Smaller code (Thumb mode instructions)
 - Lower silicon costs
- Ease of use
 - Faster software development and reuse
- Embedded applications
 - Smart metering, human interface devices, automotive and industrial control systems, white goods, consumer products and medical instrumentation

ARM Cortex-M series

- M0: Optimized for size and power (13 μ W/MHz dynamic power)
- M0+: Lower power (11 μ W/MHz dynamic power), shorter pipeline
- M3: Full Thumb and Thumb-2 instruction sets, single-cycle multiply instruction, hardware divide, saturated math, (32 μ W/MHz)
- M4: Adds DSP instructions, optional floating point unit
- M7: designed for embedded applications requiring high performance
- M23, M33: include ARM TrustZone[®] technology for solutions that require optimized, efficient security

ARM Cortex-M series

ARM Core	Cortex M0	Cortex M0+	Cortex M1	Cortex M3	Cortex M4	Cortex M7	Cortex M23	Cortex M33	Cortex M35P
ARM architecture	ARMv6-M	ARMv6-M	ARMv6-M	ARMv7-M	ARMv7E-M	ARMv7E-M	ARMv8-M Baseline	ARMv8-M Mainline	ARMv8-M Mainline
Computer architecture	Von Neuman	Von Neumann	Von Neumann	Harvard	Harvard	Harvard	Von Neumann	Harvard	Harvard
Instruction pipeline	3 stages	2 stages	3 stages	3 stages	3 stages	6 stages	2 stages	3 stages	3 stages
Thumb-1 instructions	Most	Most	Most	Entire	Entire	Entire	Most	Entire	Entire
Thumb-2 instructions	Some	Some	Some	Entire	Entire	Entire	Some	Entire	Entire
Multiply instructions 32x32 = 32-bit result	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Multiply instructions 32x32 = 64-bit result	No	No	No	Yes	Yes	Yes	No	Yes	Yes
Divide instructions 32/32 = 32-bit quotient	No	No	No	Yes	Yes	Yes	Yes	Yes	Yes

ARM Cortex-M4 internals



+ For the Cortex-M4F processor, the core includes a Floating Point Unit (FPU) + Optional component

ARM processor modes

- The ARM has seven basic operating modes:
 - User: unprivileged mode under which most tasks run
 - FIQ: entered when a high priority (fast) interrupt is raised
 - IRQ: entered when a low priority (normal) interrupt is raised
 - Supervisor: entered on reset and when a Software Interrupt instruction is executed
 - Abort: used to handle memory access violations
 - Undef: used to handle undefined instructions
 - System: privileged mode using the same registers as user mode

ARM register set

- ARM processors provide general-purpose and special-purpose registers.
- Some additional registers are available in privileged execution modes.

	Privileged modes																
				Exception modes													
		1															
	User mode	System mode	Hyp mode †	Supervisor mode	Monitor mode [‡]	Abort mode	Undefined mode	IRQ mode	FIQ mode								
R0	R0_usr																
R1	R1_usr																
R2	R2_usr																
R3	R3_usr																
R4	R4_usr																
R5	R5_usr																
R6	R6_usr																
R7	R7_usr																
R8	R8_usr								R8_fiq								
R9	R9_usr								R9_fiq								
R10	R10_usr								R10_fiq								
R11	R11_usr								R11_fiq								
R12	R12_usr								R12_fiq								
SP	SP_usr		SP_hyp [†]	SP_svc	SP_mon [‡]	SP_abt	SP_und	SP_irq	SP_fiq								
LR	LR_usr			LR_svc	LR_mon [‡]	LR_abt	LR_und	LR_irq	LR_fiq								
PC	PC																
APSR	CPSR																
			SPSR_hyp [†]	SPSR_svc	SPSR_mon [‡]	SPSR_abt	SPSR_und	SPSR_irq	SPSR_fiq								
			ELR hyp [†]		_	_											

35

Current Program Status Register (CPSR)

- CPSR is a 32-bit wide register used in the ARM architecture to record various pieces of information regarding the state of the program being executed by the processor and the state of the processor.
- This information is recorded by setting or clearing specific bits in the register.
- The top four bits (bits 31, 30, 29, and 28) are the condition code (cc) bits and are of most interest to us. Condition code bits are sometimes referred to as "flags".
- The lowest 8 bits (bit 7 through to bit 0) store information about the processor's own state.
- The remaining bits (i.e. bit 27 to bit 8) are currently unused in most ARM processors.

Current Program Status Register (CPSR)

- N the result was negative
- Z the result was zero
- C the result produced a carry out
- V the result generated an arithmetic overflow

- I, F interrupt enable bits
- T instruction set (Thumb/ARM)
- In user programs only the top 4 bits of the CPSR are relevant

31 N	30 2 Z	29 C	28 V	27 2	6 25	5 24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6 F	5 T	4 M4	3 M3	2 M2 N	1 //1 М	0 10
Condition code flags Overflow Carry/Borrow/Extend Zero Negative/Less Than																			Mo Sta FIC	deb ateb Qdis Qdis	its it able able	e e								

ARM instruction set architecture (Version 1)

- This version was implemented by ARM 1 and was never used in a commercial product.
- It had only 26-bit address space and is now obsolete.
- It contained:
 - The basic data processing instructions (not including multiplies)
 - Byte, word, and multi-word LOAD / STORE instructions
 - Branch instructions, including a branch-and-link instruction designed for subroutine calls
 - A software interrupt instruction, for use in making Operating System calls

ARM instruction set architecture (Version 2)

- This version extended the Version 1 architecture by adding:
 - Multiply and multiply-accumulate instructions
 - Coprocessor support
 - Two more banked registers in fast interrupt mode
 - Atomic load-and-store instructions called SWP and SWPB (in a slightly variant version called version 2a)
- Version 2 and 2a still only had a 26-bit address space and are now obsolete

ARM instruction set architecture (Version 3)

- Extended the addressing range to 32-bits
 - Program Status information which was stored in R15 previously is now been stored in the Current Program status Register (CPSR) and Saved Program Status Registers (SPSRs) to preserve the CPSR contents when an exception occurs.
- The following changes occurred to the instruction set:
 - two instructions (MRS and MSR) were added to allow the new CPSR and SPSRs to be accessed
 - the functionality of instructions previously used to return from exceptions was modified to allow them to continue to be used for that purpose
- Two new processor modes were added to use Data Abort, Prefetch Abort and undefined Instructions exceptions effectively in Operating System codes

ARM instruction set architecture (Version 4)

- This version added the following to the architecture Version 3:
 - Halfword load/store instructions
 - Instructions to load and sign-extend bytes and halfwords
 - In T variants , an instruction to transfer to Thumb state
 - A new privileged processor mode that uses the User mode registers.
- Version 4 also made it clearer which instructions should cause the undefined Instruction exception to be taken.

ARM instruction set architecture (Version 5)

- This version added some new instructions and modified the definitions of some of the instructions of Version 4 to:
 - Improve the efficiency of ARM/Thumb ineterworking in T variants
 - Allow the same code generation techniques to be used for non-T variants as for T variants
- Version 5 also:
 - Adds a count leading zeros instruction, which (among other things) allows more efficient integer divide and interrupt prioritization routine
 - Adds a software breakpoint instruction
 - Adds more instruction options for coprocessors designers
 - Tightens the definitions of how flags are set by multiply instructions

ARM instruction set architecture (Version 6)

- Key ARMv6 Improvements:
 - Memory Management
 - Multiprocessing
 - Multimedia Support
 - Data Handling
 - Exceptions and Interrupts

Classification of ARM Instruction set

- Branch instructions
- Data processing instructions
- Status register transfer instructions
- Load and store instructions
- Coprocessor instructions
- Exceptions-generating instructions

The Thumb Instruction Set (T Variants)

- Thumb Instruction Set are:
 - Introduced with architecture version 4
 - Re-encoded subset of ARM instruction set
 - Half the size of ARM instructions (16-bits compared with 32), hence greater code density
- Limitations:
 - Thumb code usually uses more instructions for the same job, so ARM code is usually best for maximizing the performance of time-critical code
 - The Thumb instruction set does not include some instructions that are needed for exception handling, so ARM code needs to be used for at least top-level exception handlers (Due to this reason Thumb Instruction is used in conjunction with a suitable ARM instruction set)

Advanced Microcontroller Bus Architecture (AMBA)

- AMBA (Advanced Microcontroller Bus Architecture) protocols are an open standard, on-chip interconnect specification for the connection and management of functional blocks in a System-on-Chip (SoC).
- It facilitates right-first-time development of multi-processor designs with large numbers of controllers and peripherals.

ARM vs. x86

- ARM processors require significantly fewer transistors than typical PC processors because of the fact that it has a RISC-based design.
- Fewer transistors minimizes power use, heat and production cost. All qualities that are preferred for battery-powered devices such as laptops, tablets, and smartphones.
- On the other hand x86 processors usually consumes a lot of energy but the are also a lot faster.
- This makes x86 based processors ideal for desktops, gaming and super computer that require speed more than energy efficiency.

ARM vs. x86

- The main difference between ARM and x86 architecture is that ARM is RISC based while x86 is CISC based.
- CISC design is to execute multiple complex (larger) instructions.
- While the RISC design is perfect for small, simple instructions.
- The ARM has a lot more registers than x86.
- The ARM has a thumb mode to increase code density so programs fit in less memory.
- All these features help ARM save power almost everywhere it can.

Resources

- The ARM University Program, ARM Architecture Fundamentals
 - <u>https://www.youtube.com/watch?list=PLqsfB23JsD0FUtaDmaMskIW1wRtFLj</u> <u>mTu&v=7LqPJGnBPMM</u>
- ARM lectures by Dr. Santanu Chaudhury, EE Department, IIT Delhi
 - <u>http://www.youtube.com/watch?v=4VRtujwa_b8&playnext=1&list=PL95AFA4</u> <u>ABA8B28627&feature=results_main</u>
- The ARM Instruction Set Architecture
 - <u>http://users.ece.utexas.edu/~valvano/EE345M/Arm_EE382N_4.pdf</u>

Quiz!

- Check Google Classroom for quiz
 - Open from 12:00 AM to 11:59 PM on Friday
 - Questions from lectures 3, 4, & 5
 - Anyone who cannot complete the quiz must contact the lecturer through email before the deadline